Abstract
Introduction
With the progress of VLSI and PWB technologies, the LSIs and PCBs embedded in the electrical articles are required to have high-density and high-reliability. Therefore, they are designed with smaller devices, higher clock speeds, lower power consumption, and more integration of analog and digital circuits. As a result, interconnect effects such as signal delay, reflection, and crosstalk can severely degrade the signal integrity. In order to analyze these influences in detail, the method which can model interconnects and substrate with lumped elements has been widely used for the verification of circuit behaviors. However, it leads to increase the order of the circuit equation. As a result, conventional circuit simulator, such as SPICE, requires so much calculation time. One of the methods which reduces the calculation cost is the circuit reduction technique. For example, a number of model order reduction techniques, such as AWE (Asymptotic Waveform Evaluation) [1] , PACT(Pole Analysis via Congruence Transformations) [2] , and PRIMA (Passive Reduced-Order Interconnect Macromodeling Algorithm) [3] , have been proposed. These methods make the circuit simulation faster, but, can be applied to only the linear networks such as interconnects and need to separate the nonlinear subnetworks from the given network [1] - [7] .
Then nonlinear reduction techniques have been proposed [8] - [11] . In these methods, the order of the circuit equation is reduced by congruence transformation with the projection matrix without dividing nonlinear and linear elements. But, the methods [8] , [10] can be applied only to the circuit which has a capacitor at every node.
In this paper, we propose a new nonlinear reduction technique for the rapid transient simulation of the circuit including both nonlinear and linear elements. The main idea which reduces the calculation cost drastically is generating a reduced Jacobian matrix directly. In order to perform accurate analysis, the proposed method remodels the projection matrix at each time point in the simulation. In our method can generate the projection matrices at low calculation cost.
Finally, our method is applied to some example circuits including linear and nonlinear elements and the validity of the proposed method is verified.
Generating the Reduced Model
In general, the modified nodal analysis(MNA) formulation of a given network can be represented as is the independent source vector, and N is the order of the circuit equation.
In order to generate the projection matrix, (1) is transformed by backward Euler method as
where t is the step size used in the simulation and x i is the unknown vector at the ith time point. From (2),
is derived. Next, x(t) is expanded as a Maclaurin series with respect to t as
where
are the normalized time domain derivatives of x and are computed using
where b k and h k denote the k th derivatives of b(t) and H(x) respectively and a 0 is decided by the initial value which is obtained in DC analysis. The k th derivative of H(x), h k is computed as
[8], [10] . From (6), it is clear that 
Expansion of the exponential function gives
This means that the left-hand side in (9) does not stay constant at each time point in the simulation.
Then, we propose a technique of approximating 
Since the left-hand side in (10) is constructed by linear elements, the coefficient matrix in the left-hand side is constant through the transient simulation and always invertible. Therefore, it is noted that computing i k a requires only once LU decomposition of the left-hand side matrix in (10) . Then, forward/backward substitutions are performed at each time point in the simulation. The Krylov-subspace K is formed by the derivatives computed in (10) .
where q(«N) is the reduced order which is determined arbitrarily. In order to improve the accuracy of reduced model, an orthogonal decomposition on K is performed [3] . However, orthonormalization of a 0 is performed after orthonormalization of a q-1 . As a result, orthonormalized matrix Q is obtained by .
Applying the change of variable x xˆ in (1), and multiplying by Q T from the left-hand side yields
,
It is clear, from (14) and (15), that the order of the reduced model is much less than that of the original system and the calculation cost for solving x in (14) is reduced drastically. x is solved by the iterative method such as Newton-Raphson method. Finally, the solution x in (1) is obtained using the congruence transformation given in (13) [8] - [10] .
Calculation Method of the Reduced Jacobian Matrix
Here, we describe two calculation methods to derive the reduced Jacobian matrix. One is that the reduced Jacobian matrix is derived by reducing the original one with congruence transformation [8] - [10] . The other, which is the proposed method, is that the reduced one is derived directly without generating the original order of Jacobian matrix. 
3A. Previous Method
In the early works [8] - [10] , the original Jacobian matrix is calculated using ( 1 7 ) In the case of computing the reduced Jacobian matrix using (17), the original order of Jacobian matrix must be calculated at each Newton-Raphson iteration. Consequently, this method is more efficient than the conventional SPICE-like method only from the viewpoint of calculation linear equation in the Newton-Raphson method. However, the simulation cost can be reduced by the double-stepped refreshing algorithm and the sparsity of the nonlinear part of the Jacobian matrix [10] . As a result, the efficiency of circuit simulation is improved more than 10 times.
3B. Proposed Method
In this section, we propose a new method which can calculate the reduced Jacobian matrix directly in the Newton-Raphson iteration. Our method does not require to calculate the original size of Jacobian matrix, that is to say, the reduced Jacobian matrix is calculated using x . First, the nonlinear function vector As a result, the calculation cost is reduced drastically. This method can also reduce the CPU time which is spent for LU decomposition in solving the linear equation in the Newton-Raphson method same as the method 3A. Fig.1 shows the algorithms for derivation of the reduced Jacobian matrices in 3A and 3B.
Examples
To verify the efficiency of proposed method, we have simulated the transient response of the nonlinear circuit shown in Fig.2[12] , where the order of the circuit equation is 50. To compare the efficiency of circuit simulation, this circuit has been simulated by SPICE-like method, previous circuit reduction method(3A), and the proposed method(3B). However, generating the projection matrix in (3A) and (3B) is only once in this simulation and SPICE-like method does not use sparse techniques. Fig.3 and Fig.4 show the voltage waveforms at the nodes V1 and V50. They show the excellent agreement between transient responses obtained by the conventional method and the circuit reduction method. Table1 shows the comparison results of simulation costs, and indicates that the proposed method(3B) is more efficient than the previous method (3A). Especially, it seems that the previous method(3A) does not have the much advantage for the circuit including a number of nonlinear elements. On the other hand, although the interconnects are not contained and many nonlinear elements are included in this example circuit, the proposed method can achieve the efficient circuit simulation. Fig.6 . Here, 4 capacitors in Fig.6 , which are parasitic elements, are assumed to be constant. To compare the efficiency of circuit simulation, this circuit has been simulated by SPICE-like method and the proposed method (3B). Fig.7 and Fig.8 show the voltage waveforms at the nodes V1 and Vout. They show the excellent agreement between transient responses obtained by the conventional method and the proposed method with reduction to the very small order. Furthermore, Fig.7 represents that the circuit reduction technique can estimate accurately the effects of signal delay, reflection, and ringing. Table2 shows the comparison results of simulation costs. Here, SPICE-like method does not use sparse techniques. Finally, we have simulated the transient response of 5 inverter chain circuit shown in Fig.9 . MOS transistor is also modeled by Shichman-Hodges MOS model. To compare the efficiency of circuit simulation, this circuit has been simulated by SPICE-like method and the proposed method (3B). Fig.10, Fig.11, and Fig.12 show the voltage waveforms at each node. They show the excellent agreement between transient responses obtained by the conventional method and the proposed method. Although this example circuit has relatively many nonlinear elements, the proposed method can achieve the accurate circuit simulation. Table3 shows the comparison results of simulation costs. 
Conclusions
In this paper, we propose the modified nonlinear circuit reduction technique based on congruence transformation. Since this method does not require to calculate the original order of Jacobian matrix, the calculation cost is reduced drastically. As a result, it has been shown that the efficiency and the accuracy of the proposed method are very well. It is expected that the efficiency of the proposed method increases for larger circuits.
